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INTRODUCTION
New high resolution lithographic techniques for form ing semiconductor integrated circuit patterns offer a decrease in linewidth of five to ten times over the optical contact masking approach which is common ly used in the semiconductor industry today. Of the new techniques, electron beam pattern writing has been widely used for experimental device fabrication [1] -(4) while X-ray lithography [5) and optical projec tion printing [6) have also exhibited high-resolution capability. Full realization of the benefits of these new high-resolution lithographic techniques requires the development of new device designs, technologies, and structures which can be optimized for very small dimensions.
This paper concerns the deSign, fa brication, and characterization of very small MOSFET switching devices suitable for digital integrated circuits using dimensions of the order of 1f.L. It is known that reducing the source-to-drain spacing (i.e., the chan nel length) of an FET leads to undesirable changes in the device characteristics. These changes become sig nificant when the depletion regions surrounding the source and drain extend over a large portion of the
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Source voliage relative to substrate.
Gate threshold voltage.
Source and drain depletion layer widths.
MOSFET channel width.
region in the silicon substrate under the gate elec trode. For switching applications, the most undesir able 'short-channel" effect is a reduction in the gate threshold voltage at which the device turns on, which is aggravated by high drain voltages. It has been shown that these short-channel effects can be avoided by scaling down the vertical dimensions (e.g., gate insulator thickness, junction depth, etc.) along with the horizontal dimensions, while also pro portionately decreasing the applied voltages and increasing the substrate doping concentration [7) , [8) . Applying this scaling approach to a properly designed conventional-size MOSFET shows that a 2oo-A gate insulator is required if the channel length is to be reduced to 1f.L.
A major consideration of this paper is to show how the use of ion implantation leads to an improved design for very small scaled-down MOSFET's. First, the ability of ion implantation to accurately introduce a low concentration of doping atoms allows the sub strate doping profile in the channel region under the gate to be increased in a controlled manner. When combined with a relatively lightly doped starting sub- strate, this channel implant reduces the sensitivity of the threshold voltage to changes in the source-to-sub strate ("backgate") bias. This reduced "substrate sen sitivity" can then be traded off for a thicker gate insu lator of 350-A thickness which tends to be easier to fa bricate reproducibly and reliably. Second, ion implantation allows the formation of very shallow source and drain regions which are more favorable with respect to short-channel effects, while maintain ing an acceptable sheet resistance. The combination of these features in an all-implanted design gives a switching device which can be fabricated with a thicker gate insulator if desired, which has well-con trolled threshold characteristics, and which has signif icantly reduced interelectrode capacitances (e.g. , drain-to-gate or drain-to-substrate capacitances).
This paper begins by describing the scaling princi ples which are applied to a conventional MOSFET to obtain a very small device structure capable of improved performance. Experimental verification of the scaling approach is then presented. Next, the fa b rication process for an improved scaled-down device structure using ion implantation is described. Design considerations for this all-implanted structure are based on two analytical tools: a simple one-dimen sional model that predicts the substrate sensitivity for long channel-length devices, and a two-dimensional current-transport model that predicts the device turn on characteristics as a fu nction of channel length. The predicted results from both analyses are compared with experimental data. Using the two-dimensional simulation, the sensitivity of the design to various parameters is shown . Then, detailed attention is given to an alternate design, intended for zero substrate bias, which offers some advantages with respect to threshold control, Finally, the paper concludes with a discussion of the performance improvements to be expected from integrated circuits that use these very small FET's.
DEVICE SCALING
The principles of device scaling [7] , [8] show in a con cise manner the general design trends to be followed in decreasing the size and increasing the performance of MOSFET switching devices. Fig. 1 
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state-of-the-art n-channel MOSFET [9] with a scaled down device designed following the device scaling principles to be described later. The larger structure shown in Fig. l(a) is reasonably typical of commer cially available devices fabricated by using conven tional diffusion techniques. It uses a lOoo-A gate insu lator thickness with a substrate doping and substrate bias chosen to give a gate threshold voltage V; of approximately 2 V relative to the source potential. A substrate doping of 5 x 1015 cm-3 is low enough to give an acceptable value of substrate sensitivity. The sub strate sensitivity is an important criterion in digital switching circuits employing source followers because the design becomes difficult if the threshold voltage increases by more than a factor of two over the full range of variation of the source voltage. For the device illustrated in Fig. l(a) , the design parame ters limit the channel length L to about 5p,. This restriction arises primarily from the penetration of the depletion region surrounding the drain into the area normally controlled by the gate electrode. For a max imum drain voltage of approximately 12-15 V this penetration will modify the surface potential and sig nificantly lower the threshold voltage.
In order to design a new device suitable for small er values of L, the device is scaled by a transformation in three variables: dimension, voltage, and doping. First, all linear dimensions are reduced by a unitless scaling fa ctor K, e.g. tox' = tox/ K, where the primed parameters refer to the new scaled-down device. This reduction includes vertical dimensions such as gate insulator thickness, junction depth, etc., as well as the horizontal dimensions of channel length and width. Second, the voltages applied to the device are reduced by the same factor (e.g. Vd,' = Vd,/K). Third, the substrate doping concentration is increased, again using the same scaling factor (i.e., Nfl' = KNa). The design shown in Fig. l(b) was obtained using K = 5 which corresponds to the desired reduction in chan nel length to Ip,.
The scaling relationships were developed by observing that the depletion layer widths in the scaled-down device are reduced in proportion to the device dimensions due to the reduced potentials and the increased doping. For example,
The threshold voltage at turn-on [9] is also decreased in direct proportion to the reduced device voltages so that the device will function properly in a circuit with reduced voltage levels. This is shown by the thresh old voltage equation for the scaled-down device.
In (2) the reduction in Vt is primarily due to the decreased insulator thickness, toxlK , while the changes in the voltage and doping terms tend to can cel out. In most cases of interest (Le ., polysilicon gates of doping type opposite to that of the substrate or aluminum gates on p-type substrates) the work function difference � W f is of opposite sign, and approximately cancels out 1/1, '. 1/1,' is the band bending in the silicon (Le., the surface potential) at the onset of strong inversion for zero substrate bias. It would appear that the 1/1' terms appearing in (1) and (2) prevent exact scaling since they remain approxi mately constant, actually increasing slightly due to the increased doping since 1/1 b ' � 1/1, ' = (2k T/ q) In (Na'ln;). However, the fixed substrate bias supply normally used with n-channel devices can be adjust ed so that (1/1,' + V,ub ') = (1/1, + V,ub)IK. Thus, by scaling down the applied substrate bias more than the other applied voltages, the potential drop across the source or drain junctions, or across the depletion region under the gate, can he reduced by K.
All of the equations that describe the MOSFET device characteristics may be scaled as demonstrated above. For example, the MOSFET current equation [9] given by
is seen to be reduced by a factor of K, for any given set of applied voltages, assuming no change in mobil ity. Actually, the mobility is reduced slightly due to increased impurity scattering in the heavier doped substrate. It is possible to generalize the scaling approach to include electric field patterns and current density. The electric field distribution is maintained in the scaled down device except for a change in scale for the spa tial coordinates. Furthermore, the electric field strength at any corresponding point is unchanged because V I x = V ' 1:xI. Thus, the carrier velocity at any point is also unchanged due to scaling and, hence, any saturation velocity effects will be similar in both devices, neglecting microscopic differences due to the fixed crystal lattice dimensions. From (3), since the device current is reduced by K, the channel current per unit of channel width W is unchanged by scaling. This is consistent with the same sheet density of car riers (Le., electrons per unit gate area) moving at the same velocity. In the vicinity of the drain, the carriers will move away from the surface to a lesser extent in the new device, due to the shallower diffusions. Thus, the density of mobile carriers per unit volume will be higher in the space-charge region around the drain, complementing the higher density of immobile charge IEEE SSCS NEWSLETTER due to the heavier doped substrate. Other scaling relationships for power denSity, delay time, etc., are given in Table I and will be discussed in a subsequent section on circuit performance.
In order to verify the scaling relationships, two sets of experimental devices were fabricated with gate insulators of 1000 and 200 A (i.e., K = 5). The meas ured drain voltage characteristics of these devices, normalized to W I L = 1, are shown in Fig. 2 . The two sets of characteristics are quite similar when plotted with voltage and current scales of the smaller device reduced by a fa ctor of fi ve, which confirms the scal ing predictions. In Fig. 2 , the exact match on the cur rent scale is thought to be fortuitous since there is some experimental uncertainty in the magnitude of the channel length used to normalize the characteris tics (see Appendix). More accurate data from devices with larger width and length dimensions on the same chip shows an approximate reduction of ten percent in mobility for devices with the heavier doped sub strate. That the threshold voltage also scales correctly by a factor of five is verified in Fig. 3 , which shows the experimental "fJd versus V g turn-on characteris tics for the original and the scaled-down devices. For the cases shown, the drain voltage is large enough to cause pinchoff and the characteristics exhibit the expected linear relationship. When projected to inter cept the gate voltage axis this linear relationship defines a threshold voltage usefu l for most logic cir cuit design purposes. 
DRAIN VOLTAGE [V]
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V.�b=-IV 'it: ·O.73V . 'o� =200.1\ One area in which the device characteristics fail to scale is in the subthreshold or weak inversion region of the turn-on characteristic. Below threshold, 1 d is exponentially dependent on V g with an inverse semi logarithmic slope, a, [10] , [11] which for the scaled down device is given by which is the same as for the original larger device. The parameter a is important to dynamic memory cir cuits because it determines the gate voltage excursion required to go from the low current "off' state to the high current "on" state [11] . In an attempt to also extend the linear scaling relationships to a one could reduce the operating temperature in (4) (i.e., T' = Tj K, but this would cause a significant increase in the effective surface mobility [12] and thereby inval idate the current scaling relationship of (3). In order to design devices for operation at room temperature and above, one must accept the fact that the sub threshold behavior does not scale as desired. This nonscaling property of the subthreshold characteristic is of particular concern to miniature dynamic memo ry circuits which require low source-to-drain leakage currents.
ION-IMPLANTED DEVICE DESIGN
The scaling considerations just presented lead to the device structure with a I-J..l channel length shown in Fig. 4(a) . In contrast, the corresponding improved design utilizing the capability afforded by ion implan tation is shown in Fig. 4 
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p-Si a fa ctor of four, and an implanted boron surface layer having a concentration somewhat greater than the concentration used throughout the unimplanted struc ture of Fig. 4 (a). The concentration and the depth of the implanted surface layer are chosen so that this heavier doped region will be completely within the surface depletion layer when the device is turned on with the source grounded. Thus, when the source is biased above ground potential, the depletion layer will extend deeper into the lighter doped substrate, and the additional exposed "bulk" charge will be rea sonably small and will cause only a modest increase in the gate-to-source voltage required to turn on the device. With this improvement in substrate sensitivity the gate insulator thickness can be increased to as much as 350 A and still maintain a reasonable gate threshold voltage as will be shown later. Another aspect of the design philosophy is to use shallow implanted n + regions of depth comparable to the implanted p-type surface layer. The depletion regions under the gate electrode at the edges of the source and drain are then inhibited by the heavier doped surface layer, roughly pictured in Fig. 4(b) , for the case of a turned-off device. The depletion regions under the source and drain extend much fu rther into the lighter doped substrate. With deeper junctions these depletion regions would tend to merge in the lighter doped material which would cause a loss of threshold control or, in the extreme, punchthrough at high drain voltages. However, the shallower junctions give a more fa vorable electric field pattern which avoids these effects when the substrate doping con centration is properly chosen (i .e., when it is not too light).
The device capacitances are reduced with the ion implanted structure due to the increased depletion layer width separating the source and drain from the substrate [ef. Figs . 4(a) and 4(b)1, and due to the nat ural self-alignment afforded by the ion implantation process which reduces the overlap of the polysilicon gate over the source and drain regions. The thicker gate insulator also gives reduced gate capacitance, but the performance benefit in this respect is offs et by the decreased gate field. To compensate for the thicker gate oxide and the expected threshold increase, a design objective for maximum drain voltage was set at 4 V for the ion-implanted design in Fig. 4(b) , com pared to 3 V for the scaled-down device of Fig.4(a) .
FABRICATION OF ION-IMPLANTED MOSFET's
The fabrication process for the ion-implanted MOS FET's used in this study will now be described. A four-mask process was used to fabricate polysilicon gate, n-channel MOSFET's on a test chip which con tains devices with channel lengths ranging from 0.5 to 10 fL. Though the eventual aim is to use electron beam pattern exposure, it was more convenient to use contact masking with high quality master masks for process development. For this purpose high reso lution is required only for the gate pattern which uses lines as small as 1.5 fL which are reduced in the sub sequent processing. The starting substrate resistivity was 2 Q·cm (i.e., about 7. 5 x 10 15 cm-3 ). The method of fabrication for the thick oxide isolation between adjacent FET's is not described as it is not essential to the work presented here, and because several suitable techniques are available. Following dry thermal growth of the gate oxide, low energy (40 keV) , low dose (6.7 x 10 11 atoms/cm 2 ) Bll ions were implanted into the wafers, raising the boron doping near the sil icon surface. All implantations were performed after gate oxide growth in order to restrict diffusion of the implanted regions.
After the channel implantation, a 3500-A thick poly silicon layer was deposited, doped n+ , and the gate regions delineated. Next, n+ source and drain regions 2000-A deep were formed by a high energy (100 keV) , high dose (4 x lOIS atoms/cm 2 ) As 7 5 implanta tion through the same 350-A oxide layer. During this step, however, the polysilicon gate masks the channel region from the implant, absorbing all of the As 7 5 dose incident there . The etching process used to delineate the gates results in a sloping sidewall which allows a slight penetration of As 7 5 ions underneath IEEE SSCS NEWSLETTER the edges of the gates. The gate-to-drain (or source) overlap is estimated to be of the order of 0.2 fL. The high temperature processing steps that follow the implantations include 20 min at 900°C, and 11 min at 1000°C, which is more than adequate to anneal out the implantation damage without greatly spreading out the implanted doses. Typical sheet resistances were 50Q /0 for the source and drain regions, and 40Q/0 for the polysilicon areas. Following the As 75 implant, a final insulating oxide layer 2000-A thick was deposited using low-temperature chemical-vapor deposition. Then, the contact holes to the n+ and polysilicon regions were defined, and the metalization was applied and delineated. Electrical contact directly to the shallow implanted source and drain regions was accomplished by a suitably chosen metallurgy to avoid junction penetration due to alloying during the fi nal annealing step. After metalization an annealing step of 400°C for 20 min in forming gas was per formed to decrease the fast-state density.
ONE-DIMENSIONAL (LONG CHANNEL) ANALYSIS
The substrate doping profile for the 40 keY, 6.7 x 10 11 atoms/cm 2 channel implant incident on the 350-A gate oxide, is shown in Fig. 5 . Since the oxide absorbs 3 percent of the incident dose, the active dose in the silicon is 6.5 x 10 11 atoms/cm 2 . The concentration at the time of the implantation is given by the lightly dashed Gaussian function added to the background doping level, N b . For 40 keY Bll ions, the projected range and standard deviation were taken as 1300 A and 500 A, respec tively [13] . After the heat treatments of the subsequent processing, the boron is redistributed as shown by the heavier dashed line. These predicted profiles were obtained using a computer program developed by F. F. Morehead of our laboratories. The program assumes that boron atoms diffusing in the silicon reflect from the silicon-oxide interface and thereby raise the surface concentration . For modeling purpos es it is convenient to use a simple, idealized, step fu nction representation of the doping profile, as shown by the solid line in Fig. 5 . The step profile approximates the final predicted profile rather well and offers the advantage that it can be described by a few simple parameters. The three profiles shown in Fig. 5 all have the same active dose.
Using the step profile, a model for determining threshold voltage has been developed from piecewise solutions of Poisson's equation with appropriate boundary conditions [11] . The one-dimensional model considers only the vertical dimension and cannot account for horizontal short-channel effects. Results of the model are shown in Fig, 6 which plots the thresh old voltage versus source-to-substrate bias for the ion implanted step profile shown in 
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and a reasonably low substrate sensitivity, particular ly for V,-sub ::=: I V. For V,-sub < I V, a steep slope occurs because the surface inversion layer in the channel is obtained while the depletion region in the silicon under the gate does not exceed D, the step width of the heavier doped implanted region. For V,-sub ::=: I V, at inversion the depletion region now extends into the lighter doped substrate and the threshold voltage then increases relatively slowly with V,-sub [11] . Thus, with a fixed substrate bias of -1 V, the substrate sensitivity over the operating range of the source voltage (e.g., ground potential to 4 V) is reasonably low and very similar to the slope of the non-implanted 200-A design. However, the threshold voltage is significantly higher for the implanted design which allows adequate design margin so that, under worst case conditions (e.g., short-channel effects which reduce the threshold considerably), the thresh old will still be high enough so that the device can be turned off to a negligible conduction level as required for dynamic memory applications. Experimental results are also given in Fig. 6 from measurements made on relatively long devices (i.e., L = lOlL) which have no short-channel effects.
These data agree reasonably well with the calculat ed curve. A 35 keY, 6 x 10 11 atoms/cm 2 implant was used to achieve this result, rather than the slightly higher design value of 40 keY and 6.7 x 10 11 atoms/cm 2 .
TWO-DIMENSIONAL (SHORT CHANNEL) ANALYSIS
For devices with sufficiently short-channel lengths, the one-dimensional model is inadequate to account for the threshold voltage lowering due to penetration of the drain fi eld into the channel region normally controlled by the gate. While some models have been developed which account for this behavior [14] , the problem is complicated for the ion-implanted struc ture by the non-uniform doping profile which leads to an electric field pattern that is difficult to approximate. For the ion-implanted case, the two-dimensional numerical current transport model of Kennedy and Mock [15] , [16] was utilized. The computer program was modified by W. Chang and P. Hwang [17] to han dle the abrupt substrate doping profiles considered for these devices.
The numerical current transport model was used to calculate the turn-on behavior of the ion implanted device by a pOint-by-point computa tion of the device current for increasing values of gate voltage. Calculated results are shown in Fig.  7 for two values of channel length in the range of IlL, as well as for a relatively long-channel device with L = lOlL. All cases were normalized to a width-to-Iength ratio of unity, and a drain voltage of 4 V was used in all cases. As the channel length is reduced to the order of 1/L, the turn-on charac teristic shifts to a lower gate voltage due to a low ering of the threshold voltage. The threshold volt age occurs at about 10-7 A where the turn-on char acteristics make a transition from the exponential subthreshold behavior (a linear response on this semilogarithmic plot) to the I d ex V g 2 square-law behavior. This current level can also be identified fr om Fig. 3 as the actual current at the projected threshold voltage, �. When the computed charac teristics were plotted in the manner of Fig. 3 they gave 4 x 10-8 A at threshold for all device lengths .
The band bending, 1/1" at this threshold condition is approximately 0.75 V. Some of the other device designs considered with heavier substrate concen trations gave a higher current at threshold, so, for simplicity, the value of 10-7 A was used in all cases with a resultant small error in VI'
MOSFET's with various channel lengths were measured to test the predictions of the two-dimen sional model. The technique for experimentally deter mining the channel length for very short devices is described in the Appendix. The experimental results are plotted in Fig. 7 and show good agreement with the calculated curves, especially considering the somewhat different values of L. Another form of pres entation of this data is shown in Fig. 8 where the threshold voltage is plotted as a fu nction of channel length. The threshold voltage is essentially constant for L > 2/L, and falls by a reasonably small amount as L is decreased from 2 to 1 /L, and then decreases more rapidly with fu rther reductions in L. For circuit applications the nominal value of L could be set somewhat greater than 1 /L so that, over an expected range of deviation of L, the threshold voltage is rea sonably well controlled.
For example, L = 1.3±0.3/L would give � = 1.0±0.1 V from chip to chip due to this short channel effect alone. This would be tolerable for many circuit applications because of the tracking of different devices on a given chip, if indeed this IEEE SSCS NEWSLETTER degree of control of L can be achieved. The experi mental drain characteristics for an ion-implanted MOSFET with a 1.l-/L channel length are shown in Fig. 9 for the grounded source condition. The gener- al shape of the characteristics is the same as those observed for much larger devices. No extraneous short-channel effects were observed for drain voltages as large as 4 V. The experimental data in Figs. 6 -9 were taken from devices using a Bll channel implan tation energy and dose of 35 keV and 6.0 x 10 11 atoms/cm2, respectively. The two-dimensional simulations were also used to test the sensitivity of the design to various parameters. The results are given in Fig. 10 , which tabulates val ues of threshold voltage as a function of channel length for the indicated voltages. Fig. lO(a) is an ide alized representation for the basic design that has been discussed thus far. The first perturbation to the basic design was an increase in junction depth to 0.4 /L. This was fou nd to give an appreciable reduction in threshold voltage for the shorter devices in Fig.  lOeb) . Viewed another way, the minimum device length would have to be increased by 20 percent (from 1.0 to 1.2 /L) to obtain a threshold comparable to the basic design. This puts the value of the shal lower junctions in perspective . Another perturbation from the basic design which was considered was the use of a substrate doping lighter by a fac tor of 2, with a slightly higher concentration in the surface layer to give the same threshold for a long-channel device [ Fig. 10Cc) ]. The re sults for smaller devices proved to be similar to the case of deeper junctions. The next possible departure fr om the basic design is the use of a shallower boron implantation in the channel re gion, only half as deep, with a heavier concentration to give the same long-channel thresh old [ Fig. 10Cd) ]' With the shallower profile , and con sidering that the boron dose implanted in the silicon is about 20 percent less in this case, it was expected that more short-channel effects would occur. How ever, the calculated values show almost identical thresholds compared to the basic design. With the shallower implantation it is possible to use zero sub strate bias and still have good substrate sensitivity since the heavier doped re gion is completely deplet ed at turn-on with a grounded source. The last design perturbation considers such a case, again with a heavier concentration to give the same long channel threshold [ Fig. 10 Ce)]. The calculations for this case show appreciably less short-channel effect.
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In fact, the threshold for this case for a device with L = 0.81L is about the same as for an L = l.01L device of the basic de sign. This important improve ment is apparently due to the reduced depletion layer widths around the source and drain with the lower voltage drop across those junctions. Also, with these bias and doping condi tions, the depletion layer depth in the silicon under the gate is much less at threshold, particu larly near the source where only the band bend ing, 1/1" appears across this depletion region, which may help prevent the penetration of fie ld lines from the drain into this region where the device turn-on is controlled.
CHARACTERISTICS OF THE ZERO SUBSTRATE BIAS DESIGN
Since the last design shown in Fig. 10Ce ) appears to be better behaved in te rms of short-channel effects, it is worthwhile to review its properties more fully. Experimental devices corresponding to this design were built and te sted with various channel lengths. In this case a 20 ke V, 6.0 x 101 1 atoms/cm2 Ell implant was used to obtain a shallowe r implanted layer of approximately 1000-A depth [I ll. Data on threshold voltage for these devices with 4 V applied to the drain is presented in Fig. 11 and corresponds very well to the calculated values. Data for a small drain voltage is also given in this figure , showing much less variation of threshold with channel length, as expected. The dependence of threshold voltage on source-to-sub strate bias is shown in Fig. 12 for different values of . --,--,---y---,--..,---. ..,
2
:5 4 5 6
Vsource -substrate (VOLTS) Fig. 12 . Substrate sensitivity characteristics for ion implanted zero substrate bias design with channel length as parameter.
The turn-on characteristics for the zero substrate bias design, both experimental and calculated, are shown in Fig. 13 for different tively small shift in threshold for the short-channel devices is evident; however, the turn-on rate is con siderably slower for this case than for the V;ub = -1 V case shown in Fig. 7 . This is due to the fact that the depletion re gion in the silicon under the gate is ve ry shallow for this zero substrate bias case so that a large portion of a given gate voltage change is dropped across the gate insulator capacitance rather than across the silicon depletion layer capacitance. This is discussed in some detail for these devices in another paper [11] . The consequence for dynamic memory applications is that, even though the zero substrate bias design offers improved threshold control for strong inversion, this advantage is offset by the flatter subthreshold turn-on characteristic. For such applica tions the noise margin with the turn-on characteristic of Fig. 13 is barely suitable if the device is turned off by bringing its gate to ground. Furthermore , elevated IEEE SSCS NEWSLETTER temperature aggravates the situation [18] . Thu s, for dynamic memory, the basic design with V;ub = -1 V presented earlier is preferre d.
CIRCUIT PERFORMANCE WITH SCALED DOWN DEVICES
The performance improvement expected from using very small MOSFET's in integrated circuits of compa rably small dimensions is discussed in this section. First, the performance changes due to size re duction alone are obtained from the scaling considerations given earlier. The influence on the circuit perform ance due to the structural changes of the ion-implant ed design is then discussed. Table I lists the changes in integrated circuit per formance which follow from scaling the circuit dimensions, voltages, and substrate doping in the same manner as the device changes described with re spect to Fig. 1 . These changes are indicated in terms of the dimensionless scaling factor K. Justifying these re sults here in great detail would be tedious, so only a simplified treatment is given. It is argued that all nodal voltages are re duced in the miniaturized circuits in proportion to the re duced supply voltages. This follows because the qu iescent voltage levels in digital MOSFET circuits are either the supply levels or some intermediate level given by a voltage divider consisting of two or more devices, and because the resistance VI I of each device is unchanged by scaling. An assumption is made that parasitic re sistance elements are either ne gligible or unchanged by scaling, which will be examined sub sequently. The circuits operate properly at lower volt ages because the device threshold voltage Vt scales as shown in (2), and furthermore because the toler ance spreads on Vt should be proportionately re duced as well if each parameter in (2 ) is controlled to the same percentage accuracy. Noise margins are reduced, but at the same time internally generated noise coupling voltages are reduced by the lower sig nal voltage swings.
Due to the re duction in dimensions, all circuit ele ments (i.e., interconnection lines as well as devices) will have their capacitances reduced by a factor of K. This occurs because of the reduction by K2 in the area of these components, which is partially cancelled by the decrease in the electrode spacing by K due to thinner insulating films and reduced depletion layer widths. These reduced capacitances are driven by the unchanged device resistances V / I giving decreased transition times with a resultant reduction in the delay time of each circuit by a factor of K. The power dissi pation of each circuit is reduced by K2 due to the reduced voltage and current levels, so the power delay product is improved by K3. Since the area of a given device or circuit is also reduced by K2, the power density remains constant. Thus, even if many more circuits are placed on a given integrated circuit chip, the cooling problem is essentially unchanged. Table II , a number of problems arise from the fact that the cross-sectional area of conductors is decreased by K2 while the length is decreased only by K. It is assumed here that the thicknesses of the conductors are necessarily reduced along with the widths because of the more stringent resolution requirements (e.g., on etching, etc.). The conductivity is considered to remain constant which is reasonable for metal films down to very small dimen sions (until the mean free path becomes comparable to the thickness), and is also reasonable for degener ately doped semiconducting lines where solid solu bility and impurity scattering considerations limit any increase in conductivity. Under these assumptions the resistance of a given line increases directly with the scaling factor K. The IR drop in such a line is there fore constant (with the decreased current levels), but is K times greater in comparison to the lower operat ing voltages. The response time of an unterminated transmission line is characteristically limited by its time constant R L C, which is unchanged by scaling; however, this makes it difficult to take advantage of the higher switching speeds inherent in the scaled down devices when signal propagation over long lines is involved. Also, the current density in a scaled down conductor is increased by K, which causes a reliability concern. In conventional MOSFET circuits, these conductivity problems are relatively minor, but they become Significant for linewidths of micron dimensions. The problems may he circumvented in
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Use of the ion-implanted devices considered in this paper will give similar performance improvement to that of the scaled-down device with K = 5 given in Table 1 . For the implanted devices with the higher operating voltages (4 V instead of 3 V) and higher threshold voltages (0.9 V instead of 0.4 V), the current level will be reduced in proportion to (V g -�)2 / tox to about 80 percent of the current in the scaled-down device. The power dissipation per circuit is thus about the same in both cases. All device capacitances are about a fa ctor of two less in the implanted devices, and n+ interconnection lines will show the same improvement due to the lighter substrate doping and decreased junction depth. Some capacitance elements such as metal interconnection lines would be essen tially unchanged so that the overall capacitance improvement in a typical circuit would be somewhat less than a fa ctor of two. The delay time per circuit which is proportional to VC / I thus appears to be about the same for the implanted and for the directly scaled-down micron devices shown in Fig. 4 .
SUMMARY
This paper has considered the design, fabrication, and characterization of very small MOSFET switching devices. These considerations are applicable to high ly miniaturized integrated circuits fabricated by high resolution lithographic techniques such as electron beam pattern writing. A consistent set of scaling rela tionships were presented that show how a conven tional device can be reduced in size; however, this direct scaling approach leads to some challenging technological requirements such as very thin gate insulators. It was then shown how an all ion-implant ed structure can be used to overcome these difficul ties without sacrifiCing device area or performance. A two-dimensional current transport model modified for use with ion-implanted structures proved particularly valuable in predicting the relative degree of short channel effe cts arising from different device parame ter combinations. The general objective of the study was to design an n-channel polysilicon-gate MOSFET with a 1-J.L channel length for high-density source-fol lower circuits such as those used in dynamic memo ries. The most satisfactory combination of subthresh old turn-on range , threshold control, and substrate sensitivity was achieved by an experimental MOSFET that used a 35 keY, 6.0 x 10 11 atoms/cm2 Bll channel implant, a 100 keY, 4 x 10 15 atoms/cm2 AS 75 source/drain implant, a 350-A gate insulator, and an applied substrate bias of -1 V. Also presented was an ion-implanted design intended for zero substrate bias that is more attractive from the point of view of threshold control but suffers from an increased sub threshold turn-on range. Finally the sizable perform ance improvement expected from using very small MOSFET's in integrated circuits of comparably small dimensions was projected.
APPENDIX EXPERIMENTAL DETERMINATION OF CHANNEL LENGTH
A technique for determining the effe ctive electrical channel length L for very small MOSFET's from exper imental data is described here. The technique is based on the observation that (A l) where Rchan is the channel resistance, and Pchan the sheet resistance of the channel. For a fi xed value of Vg -Vt > 0, and with the device turned on in the below-pinch off region, the channel sheet resistance is relatively independent of L. Then, a plot of W Rchan versus Lmask will intercept the Lmask axis at /).L because /).L = Lmask -L, where /).L is the processing reduction in the mask dimension due to exposure and etching. An example of this technique is illustrated in Fig. 14. The experimental values of Wand Rchan used in Fig.  14 were obtained as follows. First, the sheet resist ance of the ion-implanted n+ region was determined using a relatively large four-point probe structure. Knowing the n + sheet resistance allows us to compute the source and drain resistance Rs and Rd, and to
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deduce W from the resistance of a long, slender, n + line. The channel resistance can be calculated from where Rc is the contact resistance of the source or drain, and Rload is the load resistance of the measure ment circuit. Id was determined at Vg = Vt + 0.5 V with a small applied drain voltage of 50 or 100 mY. The procedure is more simple and accurate if one uses a set of MOSFET's having different values of Lmask but all with the same value of Wm ask. Then one needs only to plot Rchan versus Lmask in order to determine /). L. models, MOSFET device and integrated circuit design, and FET memory cells and organizations. Since 1971 he has been manager of a group which is exploring high density digital integrated circuits using advanced technology concepts such as electron beam pattern exposure. 
